The VLSI complexity of Boolean functions

نویسندگان

  • Mark R. Kramer
  • Jan van Leeuwen
چکیده

It is well-known that all Boolean functions of n variables can be computed by a logic circuit with o(2n/n) gates (Lupanov's theorem) and that there exist Boolean functions of n variables which require logic circuits of this size (Shannon's theorem). We present corresponding results for Boolean functions computed by VLSI circuits, using Thompson's model of a VLSI chip. We prove that all Boolean functions of n variables can be computed by a VLSI circuit of O (2 n) area and period i, and we prove that there exist Boolean functions of n variables for which every (convex) VLSI chip must have (2 n) area.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication

Abstmct-This paper presents lower bound results on Boolean function complexity under two different models. The first is an abstraction of tradeoffs between chip area and speed in very large scale integrated (VLSI) circuits. The second is the ordered binary decision diagram (OBDD) representation used as a data structure for symbolically representing and manipulating Boolean functions. These lowe...

متن کامل

Communication based multilevel synthesis for multi-output Boolean functions

A multilevel logic synthesis technique for multi-output boolean functions is presented which is based on minimizing the communication complexity. Unlike the approaches known from literature [1, 5, 6, 8] which in the nal analysis decompose each single-output function f i of a multioutput function f = (f 1 ; . . . ; f m ) independently of the other single-output functions f j (j 6= i), the approa...

متن کامل

ON THE FUZZY SET THEORY AND AGGREGATION FUNCTIONS: HISTORY AND SOME RECENT ADVANCES

Several fuzzy connectives, including those proposed by Lotfi Zadeh, can be seen as linear extensions of the Boolean connectives from the scale ${0,1}$ into the scale $[0,1]$. We discuss these extensions, in particular, we focus on the dualities arising from the Boolean dualities. These dualities allow to transfer the results from some particular class of extended Boolean functions, e.g., from c...

متن کامل

Algorithms in computer-aided design of VLSI circuits

With the increased complexity of Very Large Scale Integrated (VLSI) circuits, Computer Aided Design (CAD) plays an even more important role. Top-down design methodology and layout of VLSI are reviewed. Moreover, previously published algorithms in CAD of VLSI design are outlined. In certain applications, Reed-Muller (RM) forms when implemented with AND/XOR or OR/XNOR logic have shown some attrac...

متن کامل

The Area-Time Complexity of the VLSI Counter

This paper is a modification of a result of Codenotti and Lotti [2]. They studied the area-time complexity of an n-bit VLSI counter in the synchronous VLSI model (see [1]). They proved a lower bound AT 2= fl(n log n) and proposed a circuit of complexity AT 2-O(n log4n). This circuit satisfied the property that all I / O ports lay on the border of the circuit. Henceforth, we shall call the synch...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1983